en:xvc_ft220x
Differences
This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revisionNext revision | Previous revisionNext revisionBoth sides next revision | ||
en:xvc_ft220x [2013/10/12 13:07] – [Working principle] kaklik | en:xvc_ft220x [2013/10/12 13:43] – [Description of solution] kaklik | ||
---|---|---|---|
Line 4: | Line 4: | ||
[[http:// | [[http:// | ||
- | This is set of software and electronic hardware created by [[cs: | + | It's a set of software and electronic hardware created by [[cs: |
[[http:// | [[http:// | ||
Line 10: | Line 10: | ||
===== Description of solution ===== | ===== Description of solution ===== | ||
- | To work with Xilinx FPGA hardware programmer | + | To work with Xilinx FPGA it is necessary to use a hardware programmer. It allows |
- | XILINX ISE development suite for FPGAs supports XVC protocol. This protocol | + | XILINX ISE development suite for FPGAs supports XVC protocol. This protocol |
==== Working principle ==== | ==== Working principle ==== | ||
- | This module creates the virtual JTAG cable to the FPGA this is based on FTDI FT220X USB interface chip and JTAG connector on its pins. Communication itself is realized over TCP/IP network thus of this FPGA can be located outside of developer | + | This module creates the virtual JTAG cable to the FPGA. This is based on FTDI FT220X USB interface chip and JTAG connector on its pins. Communication itself is realized over TCP/IP network thus of this FPGA can be located outside of developer |
{{ : | {{ : | ||
Line 22: | Line 22: | ||
==== Electronic construction ==== | ==== Electronic construction ==== | ||
- | The module contains minimum number of parts because majority of functionality components | + | The module contains minimum number of parts because majority of functionality components |
^ LED ^ Color ^ Function ^ | ^ LED ^ Color ^ Function ^ | ||
Line 48: | Line 48: | ||
==== System limitation ==== | ==== System limitation ==== | ||
- | This XVC system currently are not able to write to FPGA internal FLASH memory (due to software limitations). Then schema binary must be loaded after every power up cycle or [[cs: | + | This XVC system currently are not able to write to FPGA internal FLASH memory (due to software limitations). Then schema binary must be loaded after every power up cycle or [[en: |
+ | ===== Related designs ===== | ||
+ | |||
+ | * [[en: |
en/xvc_ft220x.txt · Last modified: 2016/03/10 16:35 (external edit)