User Tools

Site Tools


en:clkhub

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Next revision
Previous revision
en:clkhub [2013/07/25 19:08]
fluktuacia created
en:clkhub [2013/07/26 10:31] (current)
Line 1: Line 1:
-====== ​__Clock divider__ ​CLKHUB01A ======+====== ​Clock distributor ​CLKHUB01A ======
  
 The module should be able to generate clock signals with high phase accuracy. The main purpose of this circuit is the generation of clocks for fast ADCs, that are characterized by their high demands for phase noise and signal quality in general. The module is currently not finished. The suitable VCO for the phase-locked loop of the AD9510 circuit is not yet chosen. ​ The module should be able to generate clock signals with high phase accuracy. The main purpose of this circuit is the generation of clocks for fast ADCs, that are characterized by their high demands for phase noise and signal quality in general. The module is currently not finished. The suitable VCO for the phase-locked loop of the AD9510 circuit is not yet chosen. ​
en/clkhub.txt ยท Last modified: 2013/07/26 10:31 (external edit)