en:xvc_ft220x
Differences
This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revisionNext revision | Previous revisionLast revisionBoth sides next revision | ||
en:xvc_ft220x [2013/10/12 14:09] – [System limitation] kaklik | en:xvc_ft220x [2016/03/10 16:35] – [Xilinx Virtual JTAG Cable with USB FTDI chip FT220X] kaklik | ||
---|---|---|---|
Line 2: | Line 2: | ||
- | [[http:// | + | [[http:// |
It's a set of software and electronic hardware created by [[cs: | It's a set of software and electronic hardware created by [[cs: | ||
Line 49: | Line 49: | ||
==== System limitations ==== | ==== System limitations ==== | ||
- | The XVC system is currently not able to write to FPGA internal FLASH memory (due to software limitations). Therefore the binary scheme must be loaded after every power up cycle ora [[en: | + | The XVC system is currently not able to write to FPGA internal FLASH memory (due to software limitations). Therefore the binary scheme must be loaded after every power up cycle or a [[en: |
===== Related designs ===== | ===== Related designs ===== | ||
* [[en: | * [[en: |
en/xvc_ft220x.txt · Last modified: 2016/03/10 16:35 (external edit)