Differences

This shows you the differences between two versions of the page.

--- en:xvc_ft220x [2013/10/12 14:03] – [Electronic construction] kaklik
+++ en:xvc_ft220x [Unknown date] (current) – external edit (Unknown date) 127.0.0.1
@@ Line 2: / Line 2: @@
-[[http://www.mlab.cz/Modules/CPLD_FPGA/XILINX_XVC/XVC_FT220X02A/DOC/XVC_FT220X02A.cs.pdf|Original document XVC_FT220X02A]]
+[[http://www.mlab.cz/Modules/CPLD_FPGA/XILINX_XVC/XVC_FT220X02A/DOC/XVC_FT220X02A.cs.pdf|Original document XVC_FT220X02A]], [[http://www.ust.cz/shop/product_info.php?products_id=237|UST store]]
 It's a set of software and electronic hardware created by [[cs:credits|MIHO]]. It is intended to obtain a more accessible method of programming Xilinx FPGAs. More documents describing this method are available on
@@ Line 35: / Line 35: @@
-==== Use of XVC module ====
+==== The use of XVC module ====
-For use of this module XILINX development suite with iMPACT software is needed. In addition you need mlab_xvcd service utility.
+To use this module, a XILINX development suite with iMPACT software is needed. In addition to this you need a mlab_xvcd service utility.
 === Service software ===
-The XVC module is controlled by OpenSource software [[cs:xvc_software|mlab_xvcd]]. This utility is fully supported in windows operating system Linux version is in development stage.
+The XVC module is controlled by OpenSource software [[cs:xvc_software|mlab_xvcd]]. This utility is fully supported by Windows operating system. Linux version is currently under development.
 === Use of XILINX ChipScope ===
-ChipScope is valuable tool enabling the monitoring of internal octions in FPGA by integrated logical analyzer. It can be used in combination with XVC system.
+ChipScope is a valuable tool enabling the monitoring of internal actions in FPGA by integrated logical analyzer. It can be used in combination with the XVC system.
-==== System limitation ====
+==== System limitations ====
-This XVC system currently are not able to write to FPGA internal FLASH memory (due to software limitations). Then schema binary must be loaded after every power up cycle or [[en:jtagft2232v|JTAGFT2232V02A]] programmer must be used.
+The XVC system is currently not able to write to FPGA internal FLASH memory (due to software limitations). Therefore the binary scheme must be loaded after every power up cycle or a [[en:jtagft2232v|JTAGFT2232V02A]] programmer must be used.
 ===== Related designs =====
   * [[en:s3an|S3AN01A]] - FPGA school board