en:clkdiv
This is an old revision of the document!
Differential input Clock divider CLKDIV01A
Multiple division ratios can be selected by jumpers. Possible division ratios are: (÷1, ÷2, ÷4, ÷8) or (÷2, ÷4, ÷8, ÷16) every output is synchronous each other. The common enable (EN) is synchronous so that the internal dividers will only be enabled/disabled when the internal clock is already in the LOW state.
en/clkdiv.1392908486.txt.gz · Last modified: 2014/02/20 15:01 (external edit)